INTRODUCTION
Reducing communication power and latency, drives the need for both, high performance devices and improved integration (i.e., high interconnect density and fine spaced die assembly) [1] . Conventional packaging and integration technologies, however, are based on solder attachment of chips to printed circuit boards (PCBs). In this approach, the large interconnect pitch on the PCB, typically 0.4 to 1 mm, significantly limits the data bandwidth [1] [2] [3] .
We have developed the silicon interconnect fabric (Si-IF), a heterogeneous integration wafer-scale platform with a single level of hierarchy. The Si-IF supports fine pitch and solderless metal-metal integration. In the Si-IF technology, bare dies are attached to the Si wafer [2] using thermal compression bonding (TCB) [1] . The Si-IF supports heterogeneous integration of bare dies at fine pitch (2 to 10 μm) and high proximity (<100 μm spacing), as compared to the large pitch and spacing on PCBs [1, 3] , leading to reduces communication energy and latency [4] . The Si-IF platform is expected to accommodate an entire 50 kW data center on a single 300 mm diameter wafer. Heat dissipation and power delivery are, therefore, key challenges of the Si-IF approach. Our approach is to deliver the current from the back side of the Si-IF using cooled copper (Cu) fins and through-wafer vias (TWVs) to the front side of the wafer, where the dies are assembled facedown.
To ensure high quality of power delivered to the front side of the Si-IF, a process for TWVs within a full thickness Si wafer (500 μm) is developed. A schematic of the Si-IF construct including TWVs is shown in Figure 1 .
The development of through-silicon vias (TSVs) originated from the evolution of three-dimensional (3D) integration, which shows the potential to ensure scaling of the next generation electronic devices with feasible costefficiency [5] [6] [7] . In the 3D integration scheme, two or more layers of active electronic components are integrated vertically using TSVs enabling reduced delay and increased bandwidth [6] . Since thermal management of 3D integrated systems can limit the application space, TSVs also double as thermal conduits for heat extraction. Nowadays, TSV-based 3D integration techniques have been widely-accepted to improve system performance and reduced form factor [8] .
As TWVs are used for full-thickness wafers, they are much deeper as compared to TSVs fabricated in thinned silicon substrates. TWV holes can be formed using several methods, including laser etch, wet etch, and dry etch. Deep reactive-ion etching (DRIE) is distinguished from other etching or ablation techniques [10] , since this anisotropy etch provides the least pattern alignment mismatch and deformation, the highest aspect ratio, and, comparatively, a better sidewall profile of TWVs. In addition, different profiles Fig. 1 . A schematic of TWVs supporting back-side power delivery within the Si-IF [9] . Power is delivered to the back side of the Si-IF using large Cu fins that double as thermal conduits to remove heat away from the Si wafer.
of sidewalls within the substrate can be achieved by adjusting the amount of etchant gases, such as vertical or tapered sidewalls [11] . Cu is chosen as the fill material of the TWV due to higher conductivity in the target dimension (~100 μm), higher melting point, and superior electromigration resilience as compared to aluminum. The preferable characteristics of Cu led to a wide adoption of Cu electroplating by the industry, as a method to fill up large via holes (>50 μm).
Cu electroplating setups require a Cu anode, and the target wafer coated with a Cu seed layer to serve as the cathode. Both anode and cathode are immersed in a solution containing Cu cation (Cu 2+ ), originating from a Cu sulfate (CuSO4) electrolyte solution, to form a closed circuit [12] . We then apply a direct current to the system reducing the Cu 2+ in the solution to Cu that is plated unto the target wafer, meanwhile, Cu atoms on the anode are oxidized and become Cu 2+ that dissolve into the solution to maintain electrical neutral.
In the following sections, we present the entire TWV process flow, recipe development, and scanning electron microscope (SEM) images of the fabricated TWVs. We also discuss the results of the electrical characterization, annealing and temperature cycling tests. Moreover, we will show the measured capacitance, inductance, and IR-drop of the TWVs.
II. FABRICATION PROCESS
In this section, we will introduce the process flow of TWVs with detailed description for the deep silicon etching and plating processes. After showcasing the process development, we will also present metrology results from an optical microscope and an SEM. The process flow for fabricating TWVs is presented in Figure 2 .
A. Through Wafer Via Etch
The TWV process begins with a standard p-type singleside polished 100 mm (4 inches) wafer with a <100> orientation, 500 μm in thickness, and resistivity of 10-20 Ω•cm. To optimize for power delivery, we design 100 μm diameter TWVs to support large currents and as efficient heat extraction tools.
Before silicon etch, we use plasma-enhanced chemical vapor deposition (PECVD) to deposit 4 μm of silicon oxide serve as a hard mask. A thick silicon oxide hard mask is required to achieve a good sidewall profile during the etching process of 500 μm of silicon. The via holes are formed by using dry reactive ion etch (DRIE), similar to the Bosch process [13, 14] . The Bosch process includes cyclic isotropic etching and fluorocarbon-based protection film deposition by quick gas switching. The SF6 plasma (gas etchant) cycle etches silicon, and the C4F8 plasma cycle creates a protection layer as passivation [15] . By controlling the number of cycles, i.e., etching time, we can also control the depth of the silicon trench. During DRIE etching, we begin with a low etch rate DRIE recipe (~5 μm/min) to etch through the first 100 μm of the Si substrate. Then, a second recipe is selected with a faster etch-rate (11 μm/min) to etch out the rest of the TWV hole leading to a cumulative taper angle of ~2 degrees. The low and high etch rate DRIE recipes include a similar flow rate of C4F8 and SF6 etching gases, but different deposition time (15 vs. 80 minutes), plasma power (2,500 W vs. 3,000 W), applied voltage bias (550 V vs. 450 V) and, oxide/silicon etching selectivity (1:180 vs. 1:250). The low etch rate recipe exhibits a smaller tapering effect, but also lower selectivity as compared to the high etch DRIE recipe. The two processes are optimized to significantly reduce tapering of the 500 μm-deep TWV profile. An example of a poor TWV profile, fabricated using a single DRIE step process is shown in Figure 3 , which shows significant pattern distortion during the first 100 μm of the TWV etching, and a tapered profile throughout the entire via hole.
B. Barrier Layer Deposition and Copper Electroplating
RIE lag [16] , which is a slowdown in the etch rate at greater depth, is also observed during processing. For example, the theoretical (without considering the RIE lag) two-step DRIE process time for 500 μm etching is approximately 50 minutes, whereas in practice, in our experiments, it takes approximately 80 minutes to etch the 500 μm TWV holes. In addition, the etch rate varies at different locations of the wafer. The etch time is roughly 12% longer (70 vs. 80 minutes) at the edge of the wafer than at the center, which does not affect the quality of the center vias due to the protection provided by the thick oxide hard mask. Prior to seed layer deposition, 1 μm of wet thermal oxide is formed as an electrical isolation layer for the TWVs. Next, a 400 nm of silicon nitride polish stop layer is deposited using PECVD on both sides of the wafer. Then a 30 nm titanium nitride (TiN) layer is deposited using atomic layer deposition, serving as a diffusion barrier [17] . The diffusion barrier is used to prevent Cu and Ti from diffusing into the silicon substrate and the thermal oxide, during high temperature processing and high current propagation. A 50 nm seed layer of Ti is deposited using DC bias sputtering on the top side of the substrate, as illustrated in Figure 2 (f), serving as the adhesion layer [18] between the TiN diffusion barrier and the Cu. Another 250 nm of Cu seed layer is sputtered on the same side (top). The Cu seed layer reaches deep along the TWV side walls, enabling the Cu electroplating process to deposit metal on the side walls.
The TWVs are electroplated using a Cu damascene electroplating process that utilizes brightener and carrier as additives. Brighteners, typically organic-sulfates such as 3-mercapto-1-propanesulfonate (MPS) or bis(3-sulfopropyl) disulfide (SPS) [19] , enable a uniform current density at the interface of CuSO4 electrolyte and the sidewall of via.
Whereas carriers, such as polyethylene glycol (PEG) or Polyalkylene Glycol (PAG), create and maintain a defined diffusion layer at the Cu anode to control (slow down) the electroplating rate.
The electroplating of the vias, is performed in two steps. The first electroplating step is a damascene electroplating process with a layer of semi-additive AZ 4620 photoresist Fig. 3 . TWVs fabricated using a single DRIE step exhibit poor sidewall profile after Cu electroplating. Fig. 4 . Schematic of the Cu electroplating process [16] . Electroplating begins (left) with a Cu seed layer (brown). Electroplated Cu (yellow) extends along the width and the length of the TWVs (center). Finally, one side of the TWV hole is sealed by the Cu (right). Note, photoresist is in pink and silicon is in gray. (PR) [20] . The AZ 4620 PR has a sufficient thickness of 10 μm to both protect the Cu seed layer from electroplating and prevent erosion of the PR within the acidic Cu electroplating setup. PR covers most of the Cu seed layer that was previously sputtered throughout the wafer. Then, the through holes are lithographically patterned, enabling electroplating of Cu only at the opening and sidewalls of the TWVs, as depicted in Figure 4 . During this first electroplating step, a low electroplating current of 70 -100 mA is applied to ensure deposition of high-quality Cu. Cu is deposited on both the substrate surface (top side where the Cu seed layer was deposited), and the via hole sidewalls, simultaneously, with a faster electroplating rate at the substrate surface. The result of electroplating using a high current (150 mA) is shown in Figure 5 . The electroplating rate is faster on the substrate side (with the seed layer), leading to voids inside the TWV.
During the second electroplating step, the wafer is flipped (top side down), and a bottom-up electroplating process is used to fill the remaining volume of the TWV. After electroplating, the wafer is annealed at 250℃ for one hour in a nitrogen ambient. Finally, CMP is performed to remove the excess copper overburden, and reduce the surface roughness of the TWV.
C. Physical Structure and Characterization
We have discovered voids inside TWVs when we elevate electroplating current up to 150mA or more. image of void. Large voids lead to TWV breakdown at high power delivery, we will later discuss in the section of TWV reliability analysis.
The profile from our proposed two-step DRIE is shown in Figure 6 (a) with a tapering angle of 0.34 degrees, which is an improvement over the profile of the one-step DRIE from Figures 3 and 6(b) (tapering angle of 2.5 degrees) . A top-view SEM image of a TWV (Figure 7) shows the distinct layers of Cu, liner oxide, and Si.
III. RESULTS OF ELECTRICAL AND RELIABILITY CHARACTERIZATION
In this section, we show characterization results for the TWVs, including resistance, inductance, and capacitance, by using a Keysight E4980A precision LCR meter with a fourpoint probe setup. In addition to electrical characterization, we also examine the reliability of the TWVs using temperature cycling testing, and electrical stressing by passing a large current (>2 A) through the via.
Due to the difficulty in simultaneously accessing both sides of the TWV during electrical characterization, pairs of TWVs are shorted from the bottom side using the large overburden created during the electroplating. The TWVs are separated by a 1 μm oxide isolation and 100 μm of Si substrate, as shown in Figure 8 . The shorted part at the bottom, is 250 μm in height and 4 mm in width (perpendicular to the cross section in Figure 8 ). The resistance of this Cu short is significantly lower (~8 μΩ) than the resistance of the TWV and can, therefore, be neglected. A four-point probe measurement of the two adjacent TWVs (connected in series) is performed, and electrical parameters of a single TWV are extracted. After measuring 20 pairs of shorted TWVs (40 TWVs), we extract the average measured resistance of the TWV to be 1.25 mΩ, and the smallest resistance is 1.05 mΩ. The extracted smallest resistivity of TWV Cu is 1.73•10 -8 Ω•m, less than 3% higher than the theoretical resistivity of Cu (Figure 9 ), indicating the high-quality of the electroplated metal, and the excellent protection of TiN/Ti diffusion barrier.
The inductance of the fabricated TWVs was also measured on a similar set up (Figure 8 ), using the same LCR meter. The measured self-inductance of the two TWVs in series is 1.7 nH at 10 kHz, 194 pH at 1 MHz, and 205pH at 2 MHz, with a minimum of 13 pH at 0.47 MHz. The data is shown in Figures  10 and 11 .
At the low frequency region (<1 kHz), shown in Figure 11 , the inductance of the TWV-pair (connected in series) decreases with increasing frequency. Compatible with the semiconductor physics of a large-scale MOS capacitor. Alternatively, at the higher frequency range (0.1 to 2 MHz), the inductance is approximately constant (from 0.1 to 0.5 MHz).
The measured capacitance of the TWVs is extracted form a pair of TWVs in parallel using a TWV-dielectric-substrate model [21] . The theoretical capacitance of a pair of TWVs is 2.73 pF. To experimentally verify the capacitance of the TWVs, the excess of Cu on the bottom of the test structure was removed, resulting in two isolated TWVs (Figure 12 ). The measured capacitance of the TWV pairs is 2.8 pF (at 20 Hz) and 1.7 pF (at 1 MHz), with a minimum of 1.4 pF (at 0.54 MHz). The capacitance, plotted in Figure 13 , decreases with increasing frequency, exhibiting concord with device physics of MOS capacitors. The measurement results agree well with the simulated values that are based on the model from [21] , exhibiting a low parasitic effect.
The fabricated TWVs were subjected to reliability testing. Current carrying capacity of the TWVs was evaluated using the TWV-pair test structure (Figure 7) . The result shows that each TWV is capable of carrying at least 2.5 A of current at DC (limited by experiment equipment) without degradation, corresponding to a current density of 79 A/mm 2 . In addition, temperature cycling test (TCT) from -40°C to 125°C (conforming to the JESD22-A104D standard) with 0, 50, and 100 cycles are performed, showing stable resistance under different current. Because the coefficient of thermal expansion (CTE) is very different between air (3690ppm/℃) and copper (16.5ppm/℃), voids within via increase the probability of TWV breakdown under TCT. The TCT results are provided in Figure 14 . It can be observed that TWV resistance remains stable after the TCT, indicating that the vias have been filled up with high quality copper. In summary, TCT and large current test show good reliability of the TWVs made from our process.
In addition to the electrical characterization, a small circuit is designed to showcase the power delivery of the fabricated TWVs. A green LED is connected to two isolated arrays of TWVs using tin solder. Each leg of the LED is connected to a separate TWV array. Due to the large size of the solder, all of TWVs in each of the arrays are connected, but arrays are still isolated from each other, through the LED. An image of the Fig. 12 . A simplified schematic figure of two isolated TWVs (orange) for capacitance measurement [20] . Vias are separated by a 1 μm thermal oxide (blue) and a 100 μm Si (gray). setup is shown in Figure 15 . Using this simple circuit, the IR drop and power dissipation within the TWVs are also measured [22] . We have measured an IR-drop of 1.8 mV across the wafer with 20 TWVs. The extracted IR-drop of a single TWV is therefore 90 μV. This experiment demonstrates that the TWV arrays (20 TWVs) dissipate only 36 μW of power (1.8 μW per TWV) in this circuit.
IV. CONCLUSIONS
In this paper, we have presented the process flow of through-wafer vias for high quality power delivery across a full thickness Si wafer. The dry etch process is optimized to reduce the tapering angle from 2.5 degrees to 0.34 degrees. Moreover, reliability tests of the fabricated TWVs are performed using high current and temperature cycling testing and exhibit promising results. We measured a resistance of 1.1 mΩ, an inductance of 97 pH at 1 MHz, and a capacitance of 1.7 pF at 1 M Hz, for a single TWV, indicating a highquality of the electroplated copper and excellent device performance. Finally, we fabricated a simple circuit using an LED and TWVs to show the functionality of the TWVs for power delivery. An IR-drop of 1.8 mV was measured, and the power dissipated in a single TWV is 1.8 μW. In conclusion, the power delivery TWVs within the Si-IF platform, exhibit good performance and reliability. Fig. 15 . A schematic (left) and a photograph (right) of a green LED operating at the front side of the silicon substrate. The current is supplied from the back side of the substrate and delivered to the LED using TWVs. Note that the orange color (in schematic) stands for a set of 20 TWVs, and the gray color is the silicon wafer.
